Analog Mixed Signal Engineer, Taipei/Hsinchu

A minimum of 8 years of experience is required | Cross functional team work


- Data converter design

- High speed PHY design

Skills Required

Verilog behavir modeling, UPF, liberty, IBIS, Amplifiers

Education Masters Degree in Electrical Engineer

Click here to apply

7 次瀏覽0 則留言

© 2020 MULT. Designed by WixTW