Analog Mixed Signal Engineer, Taipei/Hsinchu

A minimum of 8 years of experience is required | Cross functional team work

Responsibilities

- Data converter design

- High speed PHY design

Skills Required

Verilog behavir modeling, UPF, liberty, IBIS, Amplifiers

Education Masters Degree in Electrical Engineer

Click here to apply